(ISO/IEC - 2700 ·tified)

MAHARASHTI (Autonomous)



WINTER – 19EXAMINATIONS

Subject Name: Digital Techniques

Model Answer

Subject Code:

22320

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
ي. No.	Q. N.		Scheme
			10 7.4.1
Q.1		Attempt any <u>FIVE</u> of the following:	10-Total
-			Marks
	a)	Convert (D8F) 16 into binary and octal.	2M
	Ans:	Step 1 4 4 4 4 4 4 4 4 4 4	1M
		Step 1 $(110,10,00,1,11)$ 4 4 4 4 3 3 0 $challe (08F)_{16} = (6617)_8$	1M
	b)	Draw symbol, Truth table and logic equation of Ex-OR gate.	2M
	Ans:		1⁄2 M
		EX-OR gate Symbol & Dry	¹∕2 M
		Logic Equation = $A\bar{B} + \bar{A}B \text{ OR } \land \bigcirc \bigcirc \square$	
		Truth Table:	
		InputsOutputABY	1M
		0 0 0	
	1		





Image: constraint of the second se			0	1	1				
c)State the DeMorgan's Theorems.2MAns:De Morgan's 1 st Theorem complement of sum is equal to product of their individual complements. OR $\overline{A} + \overline{B} = \overline{A} + \overline{B}$ De Morgan's 2 ^{sd} theorem Complement of product is equal to sum of their individual complements. OR $\overline{A} + \overline{B} = \overline{A} + \overline{B}$ $I^{st} = I = I = I = I = I = I = I = I = I = $			1	0	1				
(\circ) State the DeMorgan's Theorems.2MAns:De Morgan's 1st Theorem complement of sum is equal to product of their individual complements. OR $\overline{A + B} = \overline{A} \circ \overline{B}$ De Morgan's 2st the following expression into standard SOP form. Y = AB + AC + BC2M(d)Convert the following expression into standard SOP form. Y = AB + AC + BC2MAns:Y = AB + AC + BC Total variable ABC 1st Product term = AB (C is missing) 2st Product term = AC (B is missing) Y = AB + AC + BC2M (1) Convert the following expression into standard SOP form. Y = AB + AC + BC2M (2) Ans:Y = AB + AC + BC Y = ABC + AB			1	0	1				
Ans:De Morgan's 1 st Iff of the product of the			1	1	0				
Theorem complement of sum is equal to product of their individual complements. OR $\overline{A} + \overline{B} = \overline{A} + \overline{B}$ $2^{nd} - 1$ De Morgan's 2^{nd} theorem Complement of product is equal to sum of their individual complements. OR $\overline{A} + \overline{B} = \overline{A} + \overline{B}$ $2M$ d)Convert the following expression into standard SOP form. Y = AB + A\overline{C} + BC $2M$ Ans:Y = AB + A\overline{C} + BC $2M$ Total variable ABC 1 st Product term = AC (B is missing) 2^{nd} Product term = BC (A is missing) Y = AB - 1 + AC + 1 + BC + 1 Y = ABC + $\overline{ABC} + ABC + AB$	c)	State the DeMorg	an's Th	eoren	ns.				2M
Dc Morgan's 2^{nd} theorem Complement of product is equal to sum of their individual complements. OR $\overline{A \circ \overline{B}} = \overline{A} + \overline{B}$ 2Md)Convert the following expression into standard SOP form. Y = AB + A\overline{C} + BC Total variable ABC 1 ^{sd} Product term = AB (C is missing) 2^{nd} Product term = AC (B is missing) 3^{nd} Product term = BC (A is missing) Y = AB $\circ 1 + A\overline{C} \circ 1 + BC \circ 1$ Y = AB($+C$) $A\overline{C}$ (B+ \overline{B}) + BC(A+ \overline{A}) Y = ABC + AB \overline{C} + AB	Ans:	Theorem complem		um is (equal to pr	oduct of their indi	vidual complemen	ts.	1 st -1M 2 nd -1N
a)Y = AB + $A\overline{C}$ + BCImage: Anset of the second s		De Morgan's 2 nd th Complement of pro	neorem	equal	to sum of	heir individual co	mplements.		
Total variable ABC 1^{sl} Product term = AB (C is missing) 2^{ad} Product term = AC (B is missing) 3^{rd} Product term = BC (A is missing) 3^{rd} Product term = BC (A is missing) $Y = AB \bullet 1 + AC \bullet 1 + BC \bullet 1$ $Y = AB(C + C) AC(B + B) + BC(A + \overline{A})$ $Y = ABC + AB$	d)			oressi	on into sta	ndard SOP form	.		2M
e)Draw symbol and write truth table of D and T Flip Flop.2MAns:(Note: Symbol with other triggering method also can be consider)1Me)DFlipFlopTe)DFlipFlopT(h,m)D $\int_{P_F}^{P_F} q_{nrit}$ SymbolT(h,m)D $\int_{P_F}^{P_F} q_{nrit}$ Clock $f_F f$ q_{nrit} Truthtotke(h_k m)TT $f_F f$ q_{nrit} Truthtotke(h_k m)T $f_F f$ q_{nrit} IMTruthTotke(h_k m)T $f_F f$ q_{nrit} IMTruthT q_{nrit} $f_T f$ q_{nrit} $f_T f$ Image: Clocke $f_F f$ q_{nrit} $f_T f$ q_{nrit} $f_T f$ Truth $f_T f$ $q_T f$ $q_T f$ $q_T f$ $q_T f$ Image: Clocke $f_T f$ $q_T f$ $q_T f$ $q_T f$ Image: Clocke $f_T f$ $q_T f$ $q_T f$ $q_T f$ Image: Clocke $f_T f$ $q_T f$ $q_T f$ $q_T f$ Image: Clocke $f_T f$ $q_T f$ $q_T f$ $q_T f$ Image: Clocke $f_T f$ $q_T f$ $q_T f$ $q_T f$ Image: Clocke $f_T f$	Ans:	Total variable ABC 1 st Product term = 2^{nd} Product term = 3 rd Product term = Y = AB•1 + A \overline{C} • Y = AB(C+ \overline{C}) A \overline{C} (Y = <u>ABC</u> + <u>AB\overline{C}</u> +	$ \begin{array}{l} \mathbf{C} \\ \mathbf{AB} \ (\ \mathbf{C} \ \mathbf{i} \\ \mathbf{A}\overline{C} \ (\ \mathbf{B} \\ \mathbf{BC} \ (\ \mathbf{A} \ \mathbf{i} \\ \mathbf{I} + \mathbf{BC} \bullet \\ \mathbf{B} + \overline{B}) + 1 \\ \underline{\mathbf{AB}} \overline{C} + \mathbf{A} \end{array} $	is mis is mis 1 BC(A A <u>Ē</u> C +	ssing) ($x+\bar{A}$) ($x+\bar{A}$) ($x+\bar{A}$)		A)		2M
e) D Flip Flop $T FF$ (km) D D D Qnn (VLM) T $Clock FF$ Qnn (VLM) T $Clock FF$ Qnn (VLM) T $Clock FF$ Qnn IM Truth toble (VLM) Truth table (IaM) Truth table (VLM) $Truth table (IaM) Truth table (IAM$	e)								2M
f) Write down number of flip flops are required to count 16 clock pulses. 2M	Ans:	e) (12m) T	D Fl mbol D Clock inth tol	ip F	10p 1Pr Qnt FF Qnt Qnt (V2 M) xtput n+1	T FF Symbol (V2M) C Truff	T of t lock of FF Qn table (1/2 M) at Output Qn t	n+† ++≠	Symbo
	f)	Write down num	oer of fli	ip floj	ps are req	ired to count 16	clock pulses.		2M
Ans:No of states= no.of clock pulses = 16 2M	Ans:	No of states - no of	f clock n	ulee	- 16				2M





	$2^{n} = m$	
	n = no.of flip flops requried	
	m = no.of states	
	$2^{n} = 16$	
	n = 4	
	4 flip flops are required to count 16 clock pulse.	
g)	List the types of DAC	2M
 Ans:	1) Binary weighted DAC	
Alls:		1M each
	2) R –2R ladder network DAC	

	Attempt any <u>THREE</u> of the following:	12-Total Marks
a)	Perform the subtraction using 2'S Complement methods. (52) ₁₀ – (65) ₁₀	4M
Ans:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Conversio n-1M eacl
	$\frac{1000001}{1}$ $\frac{1}{1}$	Complime nt-1M
	Result is mightine and its 20 form i.e To get final answer take 20 of Result 1110011 + 1 + 1 + 1 $= 20 + (1101)_2$ $(52)_{10} = (65)_{10} = -(1101)_2$	Final answer- 1M
b)	Simplify the following Boolean Expressionand Implement using logic gate. $AB\overline{C}\overline{D} + AB\overline{C}D + ABC\overline{D} + ABCD$	4M



(Autonomous) (ISO/IEC - 2700



Ans:	$AB\overline{CD} + AB\overline{CO} + ABC\overline{D} + ABCO$ (2mk)	2M
	= $AB\overline{C}(\overline{D}+D) + ABC(\overline{D}+D)$ (": $A+\overline{A}=L$)	
	$= ABC \cdot 1 + ABC \cdot 1$	
	= $AB\overline{C} + ABC$ $(A \cdot L = A)$	
	$= AB \cdot I$ $(A \cdot I = A)$	
	= AB	
	Implementation (2mks)	2M
	$\begin{array}{c} A \\ B \end{array} \begin{array}{c} - \end{array} \begin{array}{c} Y = AB \end{array}$	
c) Minin	nize the four variable logic function using K map.	4M
•)	$(\mathbf{C},\mathbf{D}) = \sum m(0,1,2,3,5,7,8,9,11,14)$	4141
		17
Ans:	F(A, B, (, D)) = Zm(0, 1, 2, 3, 5, 7, 8, 9, 11, 14)	Kmap with plac value-1N
Ans:	AB	with plac
Ans:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	with plac value-1N
Ans:	$\begin{array}{c} AB \\ FD \\ LSB \\ OO \\ OI \\ \hline AC \\ \hline AC \\ \hline AC \\ \hline AC \\ \hline C \hline \hline C \hline$	with plac value-1M Pair-1M
Ans:	$\begin{array}{c} AB \\ FD \\ LSD \\ OO \end{array} \xrightarrow{OO} OI \\ H \\ $	with plac value-1M Pair-1M Answer-
Ans:	$\begin{array}{c} AB \\ FD \\ LSB \\ OO \\ OI \\ \hline AC \\ \hline AC \\ \hline AC \\ \hline AC \\ \hline C \hline \hline C \hline$	with plac value-1M Pair-1M Answer-
Ans:	AB FD 00 01 11 10 0 $1 \Rightarrow \overline{AB}$ 00 $1 \Rightarrow \overline{BC}$ 01 $1 \Rightarrow 1 = 1$ $0 \Rightarrow \overline{BC}$ 01 $1 \Rightarrow 1 = 1$ $0 \Rightarrow \overline{BD}$ 11 $1 \Rightarrow 1 = 1$ 3 $0 \Rightarrow \overline{AD}$	with plac value-1M Pair-1M Answer-
Ans:	$\begin{array}{c} AB \\ FD \\ I \downarrow 9 \\ OO \\ OI \\ I \downarrow 9 \\ I \downarrow 9 \\ OI \\ I \downarrow 9 \\ I I I I I I I I I I I I I I I I I I$	with plac value-1M Pair-1M Answer-
Ans:	AB FD 00 01 11 10 0 $1 \Rightarrow \overline{AB}$ 00 $1 \Rightarrow \overline{BC}$ 01 $1 \Rightarrow 1 = 1$ $0 \Rightarrow \overline{BC}$ 01 $1 \Rightarrow 1 = 1$ $0 \Rightarrow \overline{BD}$ 11 $1 \Rightarrow 1 = 1$ 3 $0 \Rightarrow \overline{AD}$	with plac value-1M Pair-1M Answer-
Ans:	$\begin{array}{c} AB \\ FD \\ I \downarrow 9 \\ OO \\ OI \\ I \downarrow 9 \\ I \downarrow 9 \\ OI \\ I \downarrow 9 \\ I I I I I I I I I I I I I I I I I I$	with plac value-1M Pair-1M Answer-
Imple	$\begin{array}{c} AB \\ FD \\ I \downarrow 9 \\ OO \\ OI \\ I \downarrow 9 \\ I \downarrow 9 \\ OI \\ I \downarrow 9 \\ I I I I I I I I I I I I I I I I I I$	with plac value-1M Pair-1M Answer-





 $F_1 = \Xi_m (0, 2, 4, 6)$ Ans: **4M** 4 marks) f2 = Em (1,3,5) 1 to Din 40 44 4. fi 43 1:8 44 Demux 45 46 Staobe/enable 47 A B C (133) (MSB) **12-Total** Q.3 Attempt any **THREE** of the following: Marks Realize the following logic expression using only NAND gates. (i) OR a) **4M** (ii) AND (iii)NOT (i)OR $1\frac{1}{2}M$ Ans: OR gate from NAND gates INPUT A OUTPUT INPUT B (ii)AND AND gate $1^{1/2} M$ NAND gate NOT gate Input A Output Input B (ii)NOT LECTION **1M** A O (out put A bar)




MAHARASHTF

(ISO/IEC - 2700

(Autonomous)





KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228




MAHARASHTF

(ISO/IEC - 2700

(Autonomous)





(Autonomous)

(ISO/IEC - 2700



					ENGINEERING
	Т	ruth	Table		
	ЛК	CLK	Q		1M
	0 0	t	Q ₀ (no change)		
	1 0	t	1		
	0 1	t	0		
	1 1	1	Q ₀ (toggles)		
	Working:				
	The JK flip flop is basically a gated SR	flin	flop with the additi	on of a clock input circuitry	2M
	that prevents the illegal or invalid outp	-	-	· ·	
	are equal to logic level "1". Due to this			-	
	possible input combinations, "logic 1",		-		
	Both the S and the R inputs of the prev	_	-		
	inputs called the J and K inputs, respec			1 /	
	to: $J = S$ and $K = R$.	5		v <u>1</u>	
	The two 2-input AND gates of the gate	ed SR	bistable have now	been replaced by two 3-	
	input NAND gates with the third input				
	This cross coupling of the SR flip-flop	allow	s the previously in	valid condition of $S = "1"$	
	and $R = "1"$ state to be used to produce	e a "to	ggle action" as the	two inputs are now	
	interlocked.				
	If the circuit is now "SET" the J input				
	Of Q through the lower NAND gate. If				
	the "0" status of Q through the upper N use them to control the input. When bo		gate, As Q and Q	are always different we can	
	inputs J and K are equal to logic •1", the		flip flop toggles		
J)	Describe the working of 4 bit SISO			t register with diagram	41.4
d)	and waveform if input is 01101.	Y			4M
Ans:	Diagram:(use SR or JK or D type flip f	lop)			1M
	1 1	1 /			
	0 0 0 Serial 0 0			1	
		_Q			
	FFA FFE	3	FFC	FFD Serial Data out	
	CLK CLF	$\langle - \rangle$	CLK	CLK	
	Clock				
	•		•		
	Working:				
	The DATA leaves the shift register	one	bit at a time in	a serial pattern, hence the	11/2 M
	name Serial-in to Serial-Out Shift Re			1 ,	
	The SISO shift register is one of the si			•	
	connections, the serial input (SI) which sorial output (SO) which is taken fr				
	serial output (SO) which is taken fr sequencing clock signal (Clk). The log		-	• • •	
	in serial-out shift register, Output of FI				
			ENTERS :		Page No. 8 / 19
	KALYAN DOMBIVI	LI T	HANE NERUL	DADAR	<u> </u>
	Com	toot	0126000220		


Contact - 9136008228

(Autonomous) (ISO/IEC - 2700

tified)

MAHARASHTF





Contact - 9136008228




MAHARASHTF

(ISO/IEC - 2700

(Autonomous)





MAHARASHTI (Autonomous) (ISO/IEC - 2700



		to t1 t2 t3 t4	ts te t7 ts	Waveform :1½ M
	ahitt			
	ав О			
	<u>ac 0</u>			
	م الم Working:			
	The ring counter i is connected to inp reminder is 0. The That means if the 2nd flip flop. By t becomes 0. And th	s a cascaded connection of flip flops, in who but of first flip flop. In ring counter if the of Ring counters transfers the same output the output of the first flip flop is 1, then this is ransferring the output to its next stage, the his process continues for all the stages of a pounter, the '1' is circulated for every n cloc	utput of any stage is 1, then its roughout the circuit. transferred to its next stage i.e. output of first flip flop ring counter. If we use n flip	
				Explainat on:1 M
c)	Draw block diag	ram of programmable logic Array.		4 M
Ans:	Diagram:	lo lo lo lo lo lo lo lo lo lo	F_0 F_0 F_0 F_0 F_1 F_1 F_2 F_2 F_2 F_1 F_2 F_2 F_1 F_2 F_2 F_2 F_1 F_2	4M
	(CEE (cutput enable)			
d)		Non Volatile.		4M
d)	Compare the foll (i) Volatile with	Non Volatile. EEPROM.		2M (Any
d)	Compare the foll (i) Volatile with (ii) EPROM with (i)Volatile with Na Parameter	Non Volatile. EEPROM. on Volatile. Volatile memory	Non-Volatile memory	2M (Any two point
d) Ans:	Compare the foll (i) Volatile with (ii) EPROM with (i)Volatile with N	Non Volatile. EEPROM. on Volatile.	Non-Volatile memory Memory that will keep storing its information without the need of	2M (Any two point
	Compare the foll (i) Volatile with (ii) EPROM with (i)Volatile with Na Parameter	Non Volatile. EEPROM. on Volatile. Volatile memory Memory required electrical power to keep information stored is called	Memory that will keep storing its information	2M (Any



"" tified)



	Effect of power	Stored information is retained only as long as power is on.	No effect of power on stored information	
	applications For temporary storage For permanent storage of information			
	ii)EPROM with El	EPROM.		1M(Any
	Parameter	EPROM	EEPROM.	two point
	Stands for	Erasable Programable Read- Only Memory.	Electrically Erasable Programmable Read-Only Memory.	each)
	Basic	Ultraviolet Light is used to erase the content of EPROM.	EEPROM contents are erased using electrical signal.	
	Appearance	EPROM has a transparent quartz crystal window at the top.	EEPROM are totally encased in an opaque plastic case.	
	Technology	EPROM is modern version of PROM.	EEPROM is the modern version of EPROM.	
e)	Describe the worl	king principal of successive approximation	on ADC.	4M
	An volta	Offset voltage = $1/2 \text{ LSB} \neq 0.5$ alog ge V_a V	I Q	2M
	Working:	Clock	• MSB • • • • • • • • • • • • • • • • • • •	



Т

tified)



Т

		OR	
		Analog Input Voltage Comparator Voltage Voltage Voltage Voltage Voltage 8 bit DAC Output buffer register When the starts signal goes low the successive approximation register SAR is cleared and output voltage of DAC will be 0v. When start goes high the conversion starts.	
		After starts, during first clock pulse the control circuit set MSB bit so SAR output will be 1000 0000. This is connected as input to DAC so output of DAC is compared with Vin input voltage. If V_{DAC} is more than Vin the comparator output –Vsat, if V_{DAC} is less than Vin, the comparator output is +Vsat. If output of DAC i.e. V_{DAC} is +Vsat (i.e. unknown analog input voltage Vin> V_{DAC}) then MSB bit is kept set, otherwise it is reset. Consider MSB is set so SAR will contain 1000 0000. The next clock pulse will set next bit i.e. D6 bit is kept as it is, but if it –Vsat the D6 bit reset. The process of checking and taking decision to keep bit set or to reset is continued upto D0. Then the DAC input will be digital data equal to analog input. When the conversion is finished the control circuits sends out an end of conversion signal and data is locked in buffer register.	
Q.5		Attempt any <u>TWO</u> of the following :	12- M
	(a)	(i)Convert the following binary number (11001101) ₂ into Gray Code and Excess-3 Code.	2M

BOARD OF TECHNICAL EDUCATION

tified)

MAHARASHTF (Autonomous) (ISO/IEC - 2700




	Binary to Gray Code (11001101)2 = (10101011) Gray code	1M each conversion
		conversion
	Birany to Excess-3 Code Step1 : Binary to Decimal	
	(11001101)2 to Decimal	
	$(11001101)_{2} = 1 \times 2^{7} + 1 \times 2^{6} + 0 + 0 + 1 \times 2^{3}$	
	$+ 1x2^{2} + 0 + 1x2^{0}$ $= 128 + 64 + 8 + 4 + 1$	
	= (205)10	
	Step 2 : Decimal to BCD	
	0010 0000 0101	
	Add 3 + 0011 0011 0011 0101 0011 1000 -> Excess 3	
	code	
	(ii)Perform the BCD Addition.	2M
Ans:	$\begin{array}{c c} (17)_{10} + (57)_{10} \\ \hline (17)_{10} & 0001 & 0111 \end{array}$	
	$(57)_{10} + 0101 0111 \qquad(1/2 \text{ M})$	
	0110 1110	
	Valid Invalid	
	BCD BCD(1/2 M) ADD 0110 TO Invalid BCD	
		¹ / ₂ Each
	1 11	step
		step
	+ 0000 0110	
	<u>01110100</u> (1/2 M)	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	214
	$\begin{array}{cccc} \underline{01110100} & & & & \\ & & 7 & 4 \\ & & & = (74)_{10} & & & \\ \end{array} $	2M
Ans:	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	2M 2M
Ans:	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
Ans:	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
Ans:	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	2M
Ans:	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	2M

(ISO/IEC - 2700 tified)

MAHARASHTF

(Autonomous)








MAHARASHTF (Autonomous) (ISO/IEC - 2700

:tified)



		= -5 (1*1/2 + 1*1/8 + 1) = -5 (0.5 + 0.125 +	$0625) = 3.4375$ $^{-2} + B3.2^{-3} + B4$ $+ 1 * 1/2^{4})$ $+ 1 * 1/16)$			
Q.6		$Vo = \underline{2.8125 V}$ Attempt any <u>TWO</u> of the follow	ving:			12-Total Marks
	(a)	Compare TTL, CMOS and EC (i) Basic Gates (ii) Propogation dealy (iii)Fan out (iv)Power Dissipation (v) Noise immunity (vi)Speed power product	L logic family	on the following	points.	6М
	Ans:					1M Each
		Parameter	TTL	CMOS	ECL	parameter
		Basic gates	NAND	NOR/NAND	OR/NOR	
		Propagation delay	10	70-105	2	
		Fan out	10	50	25	
		Power Dissipation	10mW	1.01mW	40-55mW	
		Noise Immunity	0.2V	5V	0.25V	
		Speed Power Product	100	0.7	100	
	(b)	Design a BCD adder using IC	7483.			6M
	Ans:	 (Note: Labeled combinational of 1) To implement BCD adder we 4-bit binary adder for initial ad Logic circuit to detect sum greaters One more 4-bit adder to add 0 2) The logic circuit to detect sum 	require: dition ater than 9 110201102 in t	he sum if sum is g	greater than 9 or car	





MAHARASHTF ر **الآلار** ا (Autonomous) (ISO/IEC - 2700





	Combinational Cout Cou	
	C _{out} (Ignored) (3 gnored) (3 gnored) (3 gnored) (3 gnored) (3 gnored) (3 gnored) (3 gnored) (3 gnored) (3 gnored)	
(c)	Design a 3 bit synchronous counter using JK Flip Flop.	6M
Ans:	1) Step1:	2M
	Output State Transitions Present Next state State Q2 Q1 Q0 Flip-flop inputs	
	Q2 Q1 Q0 J2 K2 J1 K1 J0 K0	
	000 001 0X 0X 1X	
	001 010 0X 1X X1	
	010 011 0X X0 1X	
	011 100 1X X1 X1	
	100 101 X0 0X 1X	
	101 110 X0 1X X1	
	110 111 X0 X0 1X	
	111 X0 X0 1X 111 000 X1 X1 X1	
	State Table and Corresponding Excitation Table (d=don't care)	
	OUR CENTERS :	

١

MAHARASHTF

(ISO/IEC - 2700

(Autonomous)



